<computer architecture> A delay of one or more clock cycles added to a processor's instruction execution time to allow it to communicate with slow external devices. The number and duration of wait states may be pre-configured or they may be controlled dynamically via certain control lines.

(01 Feb 1996)

waiting lists, wait list, waitress, WAITS < Prev | Next > waive, wake, wakefulness, wake-robin

Bookmark with: icon icon icon icon iconword visualiser Go and visit our forums Community Forums